The Evolution Of Logic Synthesis Dots and Dashes,... Zeroes and Ones

Dr. Antun Domic EVP & GM, Design Group Synopsys, Inc.

Max Ernst, Compendium of the History of the Universe, 1953 (Detail); Galleria Nazionale d'Arte Moderna e Contemporanea, Rome, Italy



Charles R. Darwin

"The Great Tree of Life"



I think The betwee A + B. chins finit protation, B + D rather greater distriction Then genne Units he formed. - being white





Smartphones & Logic Synthesis

Have More in Common than You May Think !

0.20

Smartphones



Logic Synthesis

	5	"A Sı	Clauc mbolic Analysi	le E. Sha	nnon Switching Circ	uits"				
			Logic Optimal Sc	c Compile	er, ca. 19	86 /s, Inc.				
			Converge	Power Co	ompiler, 1 & [Dynamic] F	1997 Power Synthes	sis			
	Physical Compiler, 1999 Convergence of Synthesis & Implementation									
	Design Compiler, 2001-2015 The Evolution of Synthesis !									
			Area Timing		Pov Dynamic	Runtime				
			2001	100	100	100	100	100		
5.5			2005	78	91	82	78	20		
@ 2015 5			2010	65	74	66	49	1.6 ⁽¹⁾		
	0 20151	-	2015	53	63	66	38	0.6 ⁽¹⁾		
(1) Design Complex Multicore © 2015 Synopsys, Inc. 23 Source: Synopsys Research 2015								SYNO	PSYS	



Samuel F.B. Morse's Telegraph and George Boole's Algebra

Dots and Dashes...



...Zeros and Ones

"An Investigation of the Laws of Thought, on Which are Founded the Mathematical Theories of Logic and Probabilities", 1854

f(A, B, C, D) = $= (\overline{ABCD}) + (A\overline{BCD}) + (A$ $+(A\overline{B}CD)+(AB\overline{C}D)+(AB\overline{C}D)+(AB\overline{C}D)$





A. Graham Bell's Telephone – the "Speaking Telegraph"







Bell Labs Radio-Telephone – the "Mobile Phone"





Almon B. Strowger 's Rotary Dial Telephone, and... Electromechanical Telephone Exchange !







Claude E. Shannon

"A Symbolic Analysis of Relay and Switching Circuits" Master's Thesis, MIT, 1937



I Introduction: Types of Problems

In the control and protective circuits of complex electrical systems it is frequently necessary to make intricate interconnections of relay contacts and switches. Examples of these circuits occur in auto-

The second problem is that of synthesis. Given certain characteristics, it is required to find a circuit incorporating these characteristics. The solution of this type of problem is not unique and it is therefore additionally desirable that the circuit requiring the least number of switch blades and relay...





The Sampling Theorem

a.k.a. Nyquist-Shannon-Kotelnikov Theorem The Foundation of Digital Communications

If a function x(t) contains no frequencies higher than B Hertz, it is completely determined by giving its ordinates at a series of points spaced 1/(2B) seconds apart.

$$f\left(\frac{n}{2W}\right) = \frac{1}{2\pi} \int_{-2\pi W}^{2\pi W} F(\omega) e^{i\omega \frac{n}{2W}} d\omega.$$





Maurice Karnaugh

"The Map Method for Synthesis of Combinational Logic Circuits", Bell Labs, 1953





Edward J. McCluskey

"Algebraic Minimization and the Design of Two-Terminal Contact Networks" Ph.D. Thesis, MIT, 1956



A systematic method for writing an algebraic expression which corresponds to a given set of circuit requirements was presented by Montgomerie [MN1]. He introduced the idea of a table of combinations (called a truth table by logicians). Methods for simplifying algebraic expressions were published by Aiken [SCL1], Veitch [V1], Quine [Q1], and Karnaugh [K1]. These methods are similar in that they all result in the same type of expression (the simplest sum of products form) and they all fail when the expression to be simplified becomes sufficiently complex. Karnaugh's method is a chart method which is a refinement of the methods of Veitch and Aiken. It is very effective for functions involving few variables but becomes very difficult and unsystematic as the number of variables becomes large. Quine's method is

- 2 -

In addition it appears that the method to be presented here can be programmed on a digital computer without requiring excessively large storage capacity or computing time.







....Multi-Level Minimization,...

IBM, UCB, and University of Colorado at Boulder

Motorola DynaTAC



John Darringer, William H.Joyner, and LouiseH.Trevilyan,e.g.Constructions"LogicTransformations", IBM, 1981

Robert K. Brayton, Gary D. Hachtel, A. Richard Newton, and Alberto L. Sangiovanni-Vincentelli, e.g. "Logic Minimization Algorithms for VLSI Synthesis", UCB, 1984



...And, Eventually : Logic Synthesis !

General Electric, and AT&T

Nokia 100



David Gregory, Karen Bartlett, Aart J. de Geus, Gary **D. Hachtel**, e.g. "SOCRATES: a System for Automatically Synthesizing and Optimizing Combinational Logic", GE *Calma*, 1986

Kurt Keutzer, e.g. "DAGON: Technology Binding and Local *Optimization* by *DAG* Matching", AT&T, 1988



Logic Compiler, ca. 1986

The Beginning of a New Era ! Just the Beginning...









Logic Compiler, ca. 1986

Optimal Solutions, Inc. a.k.a. Synopsys, Inc.





"MIS: A Multiple-Level Logic Optimization System", 1987

Robert K. Brayton, Richard L. Rudell, Alberto L. Sangiovanni Vincentelli, Albert R. Wang

BEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. CAD-6, NO. 6, NOVEMBER 1987

MIS: A Multiple-Level Logic Optimization System

ROBERT K. BRAYTON, FELLOW, IEEE, RICHARD RUDELL, ALBERTO SANGIOVANNI-VINCENTELLI, FELLOW, EEE, AND ALBERT R. WANG

Abstract-MIS is both an interactive and a batch-oriented multilevel logic synthesis and minimization system. MIS starts from the combi national logic extracted, typically, from a high-level description of a macrocell. It produces a multilevel set of optimized logic equations pre-serving the input-output behavior. The system includes both fast and slower (but more optimal) versions of algorithms for minimizing the area, and global timing optimization algorithms to meet system-level timing constraints. This paper provides an overview of the system and a description of the algorithms used. Included are some examples il-lustrating an input language used for specifying logic and don't-cares. Parts on an industrial chip have been re-synthesized using MIS with vorable results as compared to equivalent manual designs.

outs-Multiple-level logic, logic minimization, kernels, extrac titution, global phase assignment, factorization, decom-

I. INTRODUCTION

sonably well for most block-oriented design styles. How-ever, the synthesis of the circuit itself-deciding how to cells. The Yorktown Silicon Compiler [6], which autopartition the logic, in what form to implement specific matically synthesizes and lays out CMOS dynamic logic, pieces of the logic, and what layout style to use for im- is based completely on multilevel logic and has domino plementation-is still largely a manual process. Often the CMOS logic as its primary target technology. The control logic portion of the chip is the most time consum-SOCRATES system [11] is a multilevel logic synthesis ing to design, is generally on the critical path for timing, system which uses gate arrays and standard cells, and is and is implemented in an inefficient way. In addition, one of the earliest to emphasize optimized timing perforcontrol and dataflow logic are generally separated unnat- mance. The recently developed MIS system [7], which is unally, leading to inefficiencies in layout and timing. Au- the subject of this paper, is targeted at both area and timtomated synthesis of the logic, optimized for speed and ing optimization and uses static CMOS complex gates or

methods for implementing combinational logic in optimal a variety of target technologies. two-level form using programmable logic armys (PLA's). However, many logic blocks are inappropriate for this kind of implementation. For example, there exist functions whose minimum two-level representation has 2" -I product terms, where n is the number of primary inputs. In addition, even if a two-level representation contains a constraints derived from a system-level analysis of the reasonable number of terms, there are many cases in chip. Considerations such as testability should also be inwhich a multilevel representation can be implemented in less area and generally as a much faster circuit. Two-level only considered indirectly as a side effect of a less redun-

Manuscript received January 26, 1987; revised July 9, 1987. This work was supported in part by the SRC under Contract 82-11-008, the Defence Advanced Research Projects Agency under Contract N00039-86-R-0365, the California State Micro Program, the National Science Foundation un-der Subcontract ECS-8430435, and the University of Colorado. The authors are with the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720.

IEEE Log Number 8716754

logic representations can be viewed as special cases of more general multilevel representations. Hence, a general framework for logic design should offer multilevel syn thesis tools which can select between two-level or multi level implementations depending on the area and/or speed that can be obtained. However, to be able to explore the design tradeoffs, such a system should also offer a variety of both electrical design styles (e.g., domino logic, static CMOS) and layout design styles (e.g., Weinberger armys, gate matrix, standard cells, and gate arrays).

Optimal multilevel logic synthesis is a known difficult problem which also has been studied since the 1950's. However, much work still remains to be done in order to achieve the same level of advancement as for two-level logic synthesis. In recent years, an increasing level of research has been apparent in multilevel logic synthesis

Over THE past few years, placement and routing techniques have been developed which perform rea-Synthesis System (LSS) [9], [10] at IBM, which has as area, provides one of the next major challenges for CAD. macrocells, but, similar to the logic synthesis in the York-Research done over the past 30 years has led to efficient town Silicon Compiler, its algorithms can easily support

> A widely accepted optimization criterion for multilevel logic synthesis is to minimize the area occupied by the logic equations (which is measured as a function of the number of gates, transistors, and nets in the final set of equations) while simultaneously satisfying the timing cluded; however, in most current systems, testability is dant implementation.

For multilevel design, two basic methodologies have evolved: 1) "global" optimization, where the logic functions are "factored" into an optimal multilevel form with little consideration of the form of the original description (e.g., the Yorktown Silicon Compiler, part of Angel [17], SOCRATES, and FDS [13]); 2) "peephole" optimiza-

0278-0070/87/1100-1062501.00 © 1987 IEEE





....Binary Decision Diagrams (BDD)...

Randal E. Bryant
Olivier Coudert, and Jean-Christophe Madre Logic Synthesis (and Formal Verification)

IFTE TRANSACTIONS ON COMPUTERS, YOU, U.S., NU. S. AUGUST IN

Graph-Based Algorithms for Boolean Function Manipulation

RANDAL E. BRYANT, MIMING, http://

Abstract-In this paper we present a new data structure for representing Boolean functions and an associated set of manipulation algorithms. Functions are represented by directed, orgalic graphs in a manner similar to the representations introduced by Lee [1] and Akers [2], but with further rettrictions on the Let (1) and Axes (2), but with turble references on the ordering of decision variables in the graph. Although a feavoien regulars, in the worst ease, a graph of the expansatial in the number of arguments, many of the feavoien ensuring on the feavoien of the feavoien statistic processing the feavoien of the feavoien ensuring the feavoien of the feavoien ensuring feavoient of the feavoient ensuring feavoient of the feavoient ensuring feavoient of the feavoient ensuring feavoient ensur spical applications have a more reasonable representation. Our algorithms have time completing projuntional in the sizes of the graph heing aperated on, and hence are quite efficient as long at the graphs to an grane fan lange. We present experimental reveal for a stability of the stabilit

Index Terms-Boolean Institions, binary decision diagrams, look design verification, symbolic manipulation.

I. INTRODUCTION

BOOLUAN Algebra forms a cornersione of computer mations are canonical forms, i.e., a given function science and digital system design: Many problems in many different representations. Consequently digital logic design and texting, artificial intelligence, and equivalence or satisfiability can be quite diffi combinatories can be expressed as a sequence of operations on Due to these characteristics, most progr Beolean functions. Such applications would hearful from sequence of operations on Boolean fail officient algorithms for representing and manipulating Bool- erratic behavior. They proceed at a reaso can functions symbolically. Unfortabledy, many of the tasks - suddenly "Now up," either turning not one would like to perform with Boolean functions, such as to complete an operation in a resonable mount of time, testing whether there exists any assignment of input variables In this paper we present a new class of algorithms for such that a given Boolean expression evaluates to i (satisfiabi.- manupulating Brolean functions represented as directed acyity), or two Boolean expressions denote the same function clic graphs. Our representation resembles the binary decision (equivalence) require solutions to NP-complete or co NP- magram solution introduced by Lee [1] and further popularcomplete problems [3]. Consequently, all known appreaches ized by Akors [2]. However, we place further restrictions on to performing these operations require, in the worst case, an the ordering of decision variables in the vertices. These amount of computer time that grows exponentially with the searcictions enable the development of eigoffithms for manipusize of the problem. This makes it difficult to compare the liating the representations in a more efficient manuer. relative efficiencies of different approaches to representing Our representation has several advantages over previous and munipulating Boolean functions. In the worst case, all approaches to Boolean function munipulation, Unst, most known approaches perform as poorly as the naive approach of commonly encountered functions have a reasonable represenrepresenting functions by their truth tables and defining all of - tation. For example, all symmetric functions (including even the (estred operations in terms of their effect on truth tuble and odd pirity) are represented by graphs where the number of entries. In practice, by utilizing more clover representations vertices grows at most as the square of the number of and manipulation algorithms, we can often avoid these arguments. Second, the performance of a program based on excanencial computations.

the Orice 2020 for Street. The other is with the Department of Computer Suite et. Genergies Mallan function graph, while combining two functions with a binary University, Pitraburch, PA 27213 IEEE Fee Number A035399

U078 9340/86/0800-0677\$01.00 © 1986 IEEE

A variety of methods have been developed for representing and manipulating Boolean functions. These based on classical representations such as truth tables. Karnangh maps, or canonical sum-of-products form [4] are quite impractical-Example representations include as a reduced sur, of products even and odd parity functions serve as worst case examples in all of these representations. Second, while a certain function may have a reasonable representation, performing a sample

677

operation such as complementation could yield a forection with an exponential representation. Finally, none of these repreex, but then locage or failing

our algorithms when processing a sequence of operations degrades slowly, if at all. That is, the time complexity of any was appared in pr. Vo. do Thiesen advanced Research Product Agents Appared for the fanctions being operated on. For example, comple-mate Objects 71 net 1997, net 199 single operation is bounded by the product of the graph sizes mentury a function requires time proportional to the size of the operation (of which intersection, subtraction, and testing for **Implicit and Incremental Computation** of Primes and Essential Primes of Boolean functions

> O. Coudert and J. C. Madre Bull Corporate Research Center Rue Jean Jaurès 78340 Les Clayes-sous-bois, FRANCE

Abstract

Recently introduced implicit set manipulation techniques have made it possible to formally verify finite state machines with state graphs too large to be built. This paper shows that these techniques can also be used with success to compute and manipulate implicitly extremely large sets of prime and of essential prime implicants of incompletely specified Boolean functions. These sets are denoted by meta-products that are represented with binary decision diagrams. This paper describes two procedures. One is based on the standard BDD operators, and the other, more efficient, takes advantage of the structural properties of BDDs and of meta-products to handle a larger class of functions than the former one.

Introduction

We have recently introduced a technique [4] for verifying finite state machines that can deal with machines with state graphs too large to be built. The key concepts that make this verification possible are to denote subsets of {0,1}^R with their characteristic functions, and represent these Boolean functions with binary decision diagrams (BDDs) that are a very compact graph representation of such functions [3]. Since there is no relation between the size of a set and the size of the BDD that denotes it, the computation cost of this technique is completely independent from the number of states of the machines [4]. In this paper we show that these concepts can be used with success to implement implicit computation procedures of the sets of prime and of essential prime implicants of incompletely specified Boolean functions. These procedures have costs that are independent of the sizes of these sets, and thus they overcome the limitations of methods based on explicit prime manipulations [2, 8, 11,

This paper is divided in 6 parts. Section 2 presents the elementary concepts that will be used to solve the problem treated here. Section 3 introduces the canonical meta-product representation of sets of products built out of finite sets of Boolean variables. Section 4 gives the expressions that define the sets of prime and of essential prime implicants of incompletely specified Boolean functions, and shows that these equations can be evaluated with the standard BDD operators. Section 5 describes how this standard procedure can be transformed into a more efficient incremental procedure. Section 6 gives experimental results obtained with these procedures and discusses them.

2 Definitions

A Boolean function f from {0,1}" int unique subset S_f of $\{0,1\}^n$, made of of $\{0,1\}^n$ such that f(x) = 1. Conv soolean funcof {0,1}" can be represented by a u tion χ_S from $\{0,1\}^n$ into $\{0,1\}$, called its characteristic function, such that $\chi_S(x) = 1$ if and only if $x \in S$. Characteristic functions are a very interesting representation of Boolean sets because Boolean operators correspond with set operators [4].

We note P_n the set of products that can be built out of the set of variables $\{x_1, \ldots, x_n\}$. A product is a formula of the form $(l_1 \dots l_k)$, $k \leq n$, whose literals l_j are built out of distinct variables. The product p contains the product $p' (p \succeq p')$ if and only if $S_p \supseteq S_{p'}$. The relation " \geq " is a partial order on P_n .

An incompletely specified Boolean function f_c , also called a function with a core set, is defined by a couple (C, f), where f is a function from $\{0, 1\}^n$ into $\{0, 1\}$, and the care set C is a subset of $\{0,1\}^n$. This function is defined by $f_e(x) = f(x)$ if $x \in C$, and $f_e(x) = *$ if $x \notin C$, where the symbol "*" can be either 0 or 1 [2].

The product p of P_n is a cube of the function $f_c =$ (C, f) if and only if the set $S_{\mu} \cap C$ is not empty, and for any element of this set, the function f evaluates to 1. The cube p of f_c is a prime implicant or prime of f_c if and only if p is a maximal element of the set of cubes of f_c with respect to the partial order ">". Finally the

A New Viewpoint on Two-Level Logic Minimization

Jean Christophe Madre **Olivier** Coudert

> **Bull Corporate Research Center** Rue Jean Jaurès 78340 Les Clayes-sous-bois, FRANCE

2-level minimization.

Henri Fraisse





A Revolutionan oluton Convergence

Jackson Pollock, Convergence, 1952, Albright-Knox Art Gallery, Buffalo, NY



Convergence Of Logic And Test Synthesis

Srinivas Devadas, Hi-Keung Tony Ma,

A. Richard Newton, Alberto L. Sangiovanni-Vincentelli



THE TRANSMERSE ON COMPLEX SIDES DUSING MODES, NO. 8, NO. 10, DECOMPOSE

A Synthesis and Optimization Procedure for Fully and Easily Testable Sequential Machines

SRINIVAS DEVADAS, MERARER, ILIE, HI-KEUNG TONY MA, A. RICHARD NEWTON, FILLOW, IELE, AND ALBERTO SANGIOVANNI VINCENTELLI, STITOW, IEEE

Abstract In this paper, we outline a synthesis procedure which beeinung from a state transition, graph (STG) description of a requestial machine produces an optimized fails and easily organize logic impleation tation. This lugit-level implementation is guarantee-I to he restable for all ringle stack-of faults in the combinational logic and the fest se-ateorees for these findle can be obtained using contribuational cost genera tion techniques alone. This sequential susteining is assumed to have a reset state and by Marcachable

All sincle stuck-of favors in the combinational largic and the input and approxi stuck-of faults of the meaniney electronis in the senthesized logic-level automaton run he tested solitons access to the memory ele many using these test soundness. Thus this procedure represents an alternative to a scan design methodology. The sever penalty incurrent due to the constraints on the outinization are shall. The performance of the synthesized design is much beau than a manustrature design optimized for area show

The relationship between combinational logic optimization and combinational test generation has been crudied entitler, to this paper, we show that an inlimate relationship exists between state unsignment and the testability of a anguenrial monthme. We propose a procedure of compressioned state avoignment and logic approximization within generated estability for both Moore and Mauly muchlest. We present results which illustrate the efficacy of this procedure, the unserperformance penalthis in recircu fur 100 percent testubility are aveligible

I. INTRODUCTION

recognized as a difficult task [4]. A popular approach to solving this problem is to make all the memory ele- combinational logic of the synthesized automator and in ments controllable and observable, i.e., complete scall put and initput stuck faulte of the memory elements can design [8], [1]. Sean design approaches have been such be tested without direct access to the memory elements, cessfully used to reduce the complexity of the problem of Also in general, most of the internal stuck faults in morerest generation for sequential circuits by translooming it are a combinational one which is consul-rably less dif- trained for the combinational logic. The gare-court penalty healt. The design rules of scan design also constrain the incarred due to the constraints on the optimization is sequential circuits to be synchronous so that the normal operation of the sequential circuit is free of races and baz- ally beiter than a unconstrained design optimized for gateards. However, have are situations where the cost in terms count alone. The testing time for foulis in the combina fordable. Also, the testing time associated with scan de- ilesion methodology. The faults in the latches, however, sign to high because values have to be requestially are not gearanteed to be detected using these test se-

Halahang Number sh20568.

scienced into and not of the memory elements one clock evele at a time.

Several approaches [3], [12]-[15], [17] have been taken in the past to solve the problem of test generation for sequantial circuits. They are either extensions to the classical D-Algorithm or based on random techniques [15]. [14]. When the number of states in the circuit is large and the tests demand long input sequences. Buy can be quite ineffective for test generation

The relationship between combinational logic synthesis and test generation is well known. In [10], a synthesis procedure to guarantee fully testable irreduction, combinational logic circuits was proposed. Relationships 'xtween the more complicated problems of sensionial circust synthesis and test generation can be envisioned. An earber version of the work described have was presented

In this paper, we obtline a synthesis and optimization prescabire which, beginning from a state transition graph (STG) description of a Moore or Mealy finite automation produces a 100-percent testable logic level implemente tion of the machine. Test sequences for all single stack at faults in the synthesized muchine can be derived using TPEST generation for sequential curcaits has long here test generation algorithms on the combinational logic blocks of the machine. All single stock at faults in the ory elements are detocted if a high fault coverage is obsmall. The performance of the synthesized design is useof stea and performance of complete scan design is unaf- tional logic is smaller than the testing time using a scan merces.

> We show that a strate relationship extensibetween state assignment, logic optimization, and testability of a sequantial reaching. We obtline a procedure of constrained state assignment and combinational logic optimization which ensures 100-percent testability for both Moore and Moaly tinto state machines, Results obtained on barchmark examples show that the area penalties incurred be

0278-0070/69/1000-1100\$01.00 (0 1989 IEEE

FOR IMMEDIATE RELEASE

MOMENTUM BUILDS FOR SYNOPSYS TEST SYNTHESIS

- Test Compiler orders surpass \$2 million since announcing the product ---



design for speed and size with the test structures in place. As a result, designers are able to hand over a highly testable design to the manufacturing test engineer and help reduce the risk of undetected manufacturing defects.

"Our goal was to solve the problem of developing highly testable designs with minimum penalties in chip speed and size," said Aart de Geus, co-founder and senior vice-president of marketing at



Convergence Of Logic And Power Synthesis

L. Benini, P. Siegel, G. De Micheli, "Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits", Stanford University, 1994

STATE GCLK Automatic Synthesis of Gated Clocks & for Power Reduction in Sequential Circuits G. De Micheli L. Benini P. Siegel Center for Integrated Systems Stanford University, Stanford CA 94305 Abstract With the proliferation of portable devices and increasing levels of chip integration, re-

ducing power consumption is becoming of paramount importance. We describe a technique to automatically synthesize gated clocks for finite-state machines (FSMs) to reduce power in the final implementation. This technique recognizes self-loops in the FSM (either from the state diagram or from a synchronous network) and uses the function described by the self-loops to gate the clock. The clock activation function is then used as dou't-cure information to minimize the logic in the FSM for additional power savings. We applied these techniques to standard MCNC benchmarks and found an average reduction in power dissipation of 25%, at the cost of a 5% increase in area.

1 Introduction

As portable devices proliferate and device sizes continue to shrink, allowing more devices to fit on a chip, power consumption has taken on increased importance. Much recent work has focused on accurate estimation of power consumption and on its concomitant reduction at all levels of abstraction, from high level synthesis down to physical layout [1, 2, 3, 4, 5, 6, 7].

Most power reduction techniques have emphasized reducing the level of activity in some portion of the circuit. We extend this research by concentrating on reducing the activity level of the clock by selectively stopping the clock. Because many sequential machines are implementations of reactive systems which wait for a certain event to occur before changing state, much power is wasted during this waiting period [8]. Latches are still clocked and the next state function is computed, consuming unnecessary power since nothing can change until the requisite event arrives. By stopping the clock during this period, we can realize substantial savings in many finite state machines (FSMs).



Combinational Logic

CLK





Convergence Of Logic And Power Synthesis Power Compiler, 1997



AreaPower



Convergence of Synthesis And Implementation

Physical Compiler, 1999









Convergence Continues, 2005

"Some" Placement in Synthesis: Same Critical Paths, Correlation ±5%

Design Compiler

IC Compiler







Convergence Continues, 2007

"Some" Global Routing In Synthesis: Improving Planarity in a Graph







Convergence Continues, 2014

Large

Congestion Analysis Pre-Synthesis Technology Detects RTL Structures Causing Congestion down in the Implementation Flow

Large

Large ROMs



Large **Selectors**





Congestion Analysis Pre-Synthesis Technology

E.g. Large MUX Structures

Same-Inputs Sharing & Connectivity-Based Decomposition

Before

After





Design Compiler, 2001-2015

The Evolution of Synthesis !

	Aroo	Timina	Power			
	Alea	Inning	Dynamic	Static		
2001	100	100	100	100		
2005	78	91	82	78		
2010	65	74	66	49		
2015	52	63	66	38		

(1) Design Compiler Multicore





Where Do We Stand?

Well, Telephones Have Made a Great Deal of Progress !





Smartphones

A Revolutionary... Evolution : Convergence !

50 Things We Won't Do/Use Anymore (Mostly Because of/Thanks to Smartphones)

Yesterday

Today







Where Do We Stand ?

Even Synthesis Went Far Beyond Logic, Isn't It?







Logic Synthesis

A Revolutionary... Evolution Too : Convergence !

Logic Compiler

Design Compiler



From Equations to Gates, to ... "Placed" and Routable Gates





From Telephone To Logic Synthesis...

...And from Logic Synthesis to ... Smartphones









The Evolution Of Logic Synthesis Convergence !





2011 22/20 Nanometers "Convergence"



The Evolution Of Logic Synthesis

Convergence... But Not Done Yet : Still Differences !





Looking Into The Next Decade There Is a Great Deal Of New Technology Ahead !

Giacomo Balla, Future, 1918; Private Collection



1T Transistors per Die by the End of This Decade, "1" nm by the End of the Next Infinitely Large, Infinitely Small, Infinitely Many

	2013	2015	2017	2019	2021	2023	2025	202x
"Technology Node" (nm)	"14"	"10"	"7"	"5 "	"3.5"	"2.5"	"1.8"	"1.3"
DRAM 1/2 Pitch (nm)	28	24	20	17	14	12	10	7.7
MPU/ASIC 1/2 Pitch (nm)	40	32	25	20	16	13	10	7
FLASH 1/2 Pitch (nm)	18	15	13	11	9	8	8	8
MPU Printed Gate Length (nm)	28	22	18	14	11	9	7	5
MPU Physical Gate Length (nm)	20	17	14	12	10	8	7	5
Theoretical Integration Capacity (BT)	64	128	256	512	1024	2048	4096	8192

(Assuming 450mm Wafers in Production in 2018, and EUV in Production after 10nm)

	2013	2015	2017	2019	2021	2023
Size of Internet (IP Addresses)		25B		~ 5	0B	





Making the Transition to High-Level Design... Again !





Explore & Analyze, then Implement





Evolving Towards Two, Closely Connected "Sub-Systems" Explore & Analyze, then Implement

• Until now :

- -Mostly "preserve" the gates
- -"Change" placement, and/or routing to close timing, power, ...
 - -Very, very time consuming, and
 - -Leads to an infinite number of iterations
- In the future :
 - -Once the objective is "within reach" ...
 - -"Hold" placement and routing
 - -Systematically "change" the gates
 - -Same footprint, different timing, power, temperature inversion point, etc.
 - -The richness of the library is fundamental



RTL Exploration Is ~ 6X Faster Than Full Synthesis Slack Distribution Comparison, Correlation ±8%

Floorplan Information



Slack Histogram







Today Libraries Contain Thousand of Elements Many Variants with the Same Footprint but Different "Performance"





Extending the Use of Multi-Bit Structures Will Save Area and Power, and Will Alleviate Congestion, Simplifying Routing







Convergence Of Synthesis And Implementation

RC Variation Among the Many Metal Layers Makes Estimates Extremely Difficult Forcing to Bring Global Routing, and Probably Detailed, into the Synthesis Picture



- RC Delay = 2ps/um
- RC Delay = 5ps/um
- RC Delay = 7ps/um
- RC Delay = 8ps/um



Today MPU Have 4-8 Cores, 16 Cores Are Just Around the Corner Logic Synthesis Algorithms Must Be Suitable for Fine Parallelization







Buffers Insertion Optimization

A 2003 Estimate...

A 2010 Data Point...





Temperature-Aware Synthesis





Andreas Kuehlmann, Robert K. Brayton, Alan Mishchenko, Luca Amarù, Pierre-Emmanuel Gaillardon, Giovanni De Micheli

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 12, DECEMBER 200

Robust Boolean Reasoning for Equivalence Checking and Functional Property Verification

Andreas Kuehlmann, Senior Member, IEEE, Viresh Paruthi, Florian Krohm, and Malay K. Ganai, Member, IEEE

As monolithic integration of SAT and BDD-based techniques equivalence checking, property checking, logic synthesis, and false paths analysis, require efficient Boolean reasoning back problems derived from circuits. Traditionally, canonical representations e.g., biany decision disgrams (BDDS), or structural astifishability (SAT) methods, are used to solve different problem instances Each of these techniques offer specific structures. However, neither structural techniques based on SAT, nor functional methods using combination of techniques on share of solutions. The authors present lower reasoning back on BDDs, solve and set of applications. The authors present combination of techniques on share problem structures. However, neither structural transformations, an SAT procedure, and random simulation attravel, of applications and set of applications and set of specification of techniques on share of structures and transformations an SAT procedure, and random simulation antivety working on a harard graph provisersation of solves methods and transformations an SAT procedure, and random structural transformations, an SAI procedure, and random simulation natively working on a shared graph representation of the problem. The described intertwined integration of the four techniques results in a powerful summation of their orthogonal strengths. The presented reasoning technique was mainly devel-oped for formal equivalence checking and property verification but can equally be used in other CAD applications. The authors' constrained demonstration that effectioneers of the surrough for onstrate the effectiveness of the approach for a broad set of applications

Index Terms-BDD, Boolean reasoning, equivalence checking, invocations of Boolean reasoning on similar problems derived formal verification, property checking, SAT.

I INTRODUCTION

timing analysis, and automatic test-pattern generation, require Boolean reasoning on problems derived from circuit structures. and local functional redundancies during problem construction There are two main approaches used alternatively for such ap-could significantly reduce the overhead of repeated processing plications. First, by converting the problem into a functionally canonical form such as binary decision diagrams (BDDs), the actual reasoning process can increase its performance by solution can be obtained from the resulting diagram. Second, structural satisfiability (SAT) procedures perform a systematic search for a consistent assignment on the circuit representation. The search either encounters a solution or, if all cases have been enumerated, concludes that no solution exists. Both approaches generally suffer from exponential worst case complexity. AND/DIVERTER graph [3] representation of the problem. BDD However, they have distinct strengths and weaknesses which

Manuscript received December 28, 2001; revised April 18, 2002. This paper res recommanded by Associate Editor J. H. Kukula. WAS INCOME

- (e-mail: kuehl@ e-mail: kushi@csdence.com). V. Paruthi is with the IBM Enterprise Systems Group, Austin, TX 78758 USA.
- (e-mail: malay@nec-lab.com). Digital Object Identifier 10.1109/TCAD 2002 \$04386

Abstract-Many tasks in computer-aided design (CAD), such as A monolithic integration of SAT and BDD-based techniques

designs, between 30% and 50% of generated netlist gates are redundant [1]. A second source of structural redundancy is inherent to the actual problem formulation. For example, a miter structure [2], built for equivalence checking, is globally redundant. It also contains many local redundancies in terms of identical substructures used in both designs to be compared. A third source of structural redundancy originates from repeated

from overlapping parts of the design. For example, the individual paths checked during false paths analysis are composed of shared subpaths which get repeatedly included in subsequent checks. Similarly, a combinational equivalence check of large MANY tasks in computer-aided design (CAD) such designs is decomposed into a series of individual checks of output and next-state functions which often share a large part of their structure. An approach that detects and reuses structural of identical structures. Further, a tight integration with the providing a mechanism to efficiently handle local decisions.

In this paper, we present an incremental Boolean reasoning approach that integrates structural circuit transformation, BDD sweeping [3], a circuit-based SAT procedure, and random simulation in one framework. All four techniques work on a shared sweeping and SAT search are applied in an intertwined manner make them applicable to different classes of practical problems. both controlled by resource limits that are increased during each iteration [4]. BDD sweeping incrementally simplifies the graph structure, which effectively reduces the search space of the SAT solver until the problem can be solved. The set of circuit trans-

A. Kushimami is with the Calence Berkeley Lebs, Berkeley, CA 94704 USA formations get invoked when the sweeping causes a structural change, potentially solving the problem or further simplifying the graph for the SAT search. Furthermore, random simulation (e-mail: sparshi@ms.ihm.com).
E. Krohan is with the IBM Microelectonic Division, Hopswell Junction, NY
1233 USA (e-mail: drama@doumli fabilal long compared long comparison).
M. K. Ganai is with the NEC Cdc Research Labe, Princeton, NJ 08540 USA.
This paper is structured as follows. Section II summarize practices work in the area and corrects it its our contribution.

This paper is structured as follows. Section II summarizes previous work in the area and contrasts it to our contributions. Section III presents the AND/INVERTER graph representation

0278-0070/02517.00 © 2002 IEEE

of innovative algorithms. A focus on the synergy of sequential synthesis and sequential verification leads to improvements in both domains. This paper introduces ABC, motivates its development, and illustrates its use in formal verification. Keywords: Model checking, equivalence checking, logic synthesis, simulation, integrated sequential verification flow.

1 Introduction

Progress in both academic research and industrial products critically depends on the availability of cutting-edge open-source tools in the given domain of EDA. Such tools can be availation of considering operations and education. They provide a schared platform for experiments and can help simplify the development of new algorithms. Equally important for progress is access to real industrial-sized benchmarks.

ABC: An Academic Industrial-Strength Verification Tool Robert Brayton Alan Mishchenko EECS Department, University of California, Berkeley, CA 94720, USA (brayton, alanmi)@eecs.berkeley.edu Abstract ABC is a public-domain system for logic synthesis and formal verification of binary logic circuits appearing in synchronous hardware designs. ABC combines scalable logic transformations based on And-Inverter Graphs (AIGs), with a variety

progress is necess to rem manufacture technimatic. For many years, the common base for research in logic synthesis has been SIS, a synthesis system developed by our research group at UC Benkeley in 1987-1991. Both SIS [35] and its predecessor MIS [3], pioneered multi-level combinational logic synthesis and became trend-setting prototypes for a large number of synthesis tool developed by industry.

In the domain of formal verification, a similar public system has been VIS [9], started at UC Beckeley around 1995 and continued at the University of Colourdo, Boulder, and University of Texas, Aussian. In particular, VIS features the latest algorithms for implicit state enumeration. [15] with BDDs [11] using the CUDD package [36].

While SIS reached a plateau in its development in the middle 90's, logic representation and manipulation methods continued to be improved. In the early 2000s, And-Inverter Graphs (AIGs) emerged as a new efficient representation for problems arising in formal verification [22]. largely due to the published work of A. Kuehlmann and his colleagues at IBM.

In that same period, our research group worked on a multi-valued logic synthesis system MVSIS [13]. Aiming to find better ways to manipulate multi-valued relations, we experimented with new logic representations, such as AIGs, and found that, in addition to their use in formal verification, they can replace more-traditional representations in logic synthesis. As a result of our experiments with MVXIS, we developed a methodology for tacking problem, which are traditionally solved with SOPs [35] and BDDs [37], using a combination of random/guided simulation of AIGs and Boolean satisfiability (SAT) [25]

Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization

Integrated Systems Laboratory (LSI), EPFL, Switzerland. Abstract— In this paper, we present Majority-Inverter Graph (MIG), morel logic representation structure for efficient optimization of Biokean functions. An MIG is a directed acyclic graph consisting of there-input functions. An MIG is a directed acyclic graph consisting of there-input functions. An MIG is a directed acyclic graph consisting of there-input functions. An MIG is a directed acyclic graph consisting of there-input functions. An MIG is a directed acyclic graph consisting of there-input functions. An MIG is a directed acyclic graph consisting of there-input include any AIDORINerver Graph (AIGIG), containing and the vert. Known AIGa. In order to support the natural manipulation of MIGs, we introduce a new Bookan alghren, have exclusively on majority and inserter operations, with a complete axiomatic system. Theoretical space by using only free primitive transformation rules. Such Batture operau opportunities or PAGC benchmarks subes ik show that HIG optimization enduces an errage reduction of 19/k, is 18%, on average. with negret to AIG optimization enduces are dealow in the Exchanger to AIG optimization enduces are been always are dealow in the stimation reduces the number of logic keyels by 18%, on average. with negret to AIG optimization enduces are structly timbers to alk optimization enduces are ache to be maniper of logic keyels by MIG optimization reduces the number of logic keyels by 18%, on average. With experimental results over MICN benchmark sube, serage better physical design, as compared to academic tool Employed in a traditional optimization of 12%, keyels by the estimated (delay, area, power) metrics, before physical design, as compared to academic tool Employed an a traditional optimization form. The study of majority-inverter logic synthesis is also motivaled by the design of circuits in meerging technologies. In the quest in thereent and thereent and thereent of the study of majority-inverter logic sy compared to academi

Categories and Subject Descriptors B.6.3 [Design Aids]: Automatic Synthesis, Ontimization

General Terms Algorithms, Design, Performance, Theory.

Keywords Majority Logic, Boolean Algebra, DAG, Logic Synthesis.

I. INTRODUCTION

The performance of today's digital integrated circuits largely depends on the capabilities of logic synthesis tools. In this context, efficient representation and optimization of Boolean functions are key features. Some data structures and algorithms have been proposed for these tasks [1]-[8]. Most of them consider, as basis operations inversion (INV), contunction (AND), distunction (OR) [21-[5] and If-then-else (MUX) [6], [7]. Other Boolean operations are derived by composition. Even though existing design automation tools, based on original optimization techniques [11-[8], produce good results and handle large circuits, the possibility to push further the efficacy of logic synthesis continues to be of paramount interest to the Electronic Design Automation (EDA) community. With this aim in mind, we approach the logic optimization problem from a new angle.

Virtually, all digital integrated circuits are synthesized thanks In this paper, we propose a novel methodology to represent and op-to efficient logic representation forms and associated optimization timize logic, by using only majority (MAJ) and inversion (INV) as baalgorithms [1]. Early data structures and related optimization algosis operations. We present the Majority-Inverter Graph (MIG), a logic rithms [2] are based on two-level representation of Boolean functions representation structure consisting of three-input majority nodes and in Sum Of Product (SOP) form, which is a distunction (OR) of regular/complemented edges. MIGs include any AND/OR/nverter contuctions (AND) where variables can be complemented (INV). Graphs (AOIGs), therefore containing also AIGs [8]. To provide Another pioneering data structure is the Binary Decision Diagram native manipulation of MIGs, we introduce a novel Boolean algebra, (BDD) [6]: a canonical representation form based on nested ifbased exclusively on majority and inverter operations. A set of five then-else (MUX) formulas. Later on, multi-level logic networks [3]. primitive transformations forms a complete axiomatic system. Using [4] emerged, employing AND, OR, INV, MUX operations as basis Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear functions, with more scalable optimization and synthesis tools [4]. 171. To deal with the continuous increase in logic designs complexity a step further is enabled by [5], where multi-level logic networks are this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with made homogenous, i.e., consisting of only AND nodes interconnected redit is permitted. To copy otherwise, or republish, to post on servers or to edistribute to lists, requires prior specific permission and/or a fee. Request based on the AND-Invertor Graphs (AIGs), is considered the stateby regular/complement (INV) edges. The tool ABC [8], which is of-art academic software for (large) optimization and synthesis.

permissions from Permissions@acm.org. DAC '14, June 1-5 2014, San Francisco, CA, USA Copyright 2014 ACM 978-1-4503-2730-5/14/06\$15.00. http://dx.doi.org/10.1145/2593069.2593158

Luca Amarú, Pierre-Emmanuel Gaillardon, Giovanni De Micheli

Integrated Systems Laboratory (LSI), EPFL, Switzerland

ity/minority gates are natively implemented in different nanotechnologies [10]-[12] and also extend the functionality of traditional NAND/NOR gates. In this scenario, MIGs and their algebra represent the natural methodology to synthesize majority logic circuits in emerging technologies. In this paper, we focus on standard CMOS, to first showcase the interest of MIGs in an ordinary design flow.

The remainder of this paper is organized as follows. Section II pro vides a background on logic representation and optimization. Section III presents MIGs and their new associated Boolean algebra. Section IV describes the optimization of MIGs using primitive transformation rules. Section V validates, through experimental results, MIG-based optimization and also presents and compares synthesis results to stateof-art academic/commercial tools. Section VI concludes the paper.

II. BACKGROUND AND MOTIVATION

This section presents relevant background on logic representations and optimization for logic synthesis. Notations and definitions for Boolean algebra and logic networks are also introduced.

A Logic Representation and Optimization

We propose, in this paper, a new logic optimization paradigm that aims at extending the capabilities of modern synthesis tools.



Back To Charles R. Darwin

Things Don't Happen Overnight !



"It may be said that natural selection is daily and hourly scrutinizing every variation, even the slightest; rejecting that which is bad, preserving and adding up all that is good ... silently and insensibly working [...] at the improvement of each [...]. We see nothing of these slow changes in progress, until the hand of time has marked the long lapses of ages, and then [...] we only see that the forms of life are now different from what they formerly were."





The Evolution Of Logic Synthesis Dots and Dashes,... Zeroes and Ones

Workshop on Logic Synthesis and Verification December 11th, 2015 Lausanne, Switzerland

Giacomo Balla, Synthesis of Movement, 1914 (Detail); Private Collection

